

PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

	APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU		EXAMINER	1			
	10082392	02/25/2002	257	'1	2827	//	Com	-			
	*APPLICANTS: Vaiyapuri Venkateshwaran;										
1											
	**CONTINUING DATA VERIFIED:										
	THIS APPLICATION IS A DIV OF 09/767,446 01/23/2001										
ı											
				·							
	H										
l											
I											
Į							_j ¢				
1	** FOREIGN A	PPLICATIONS VE	RIFIED:				,	1			
	SINGAPORE 2	00005005-4 09/01	72000								
-	1										
i	A STATE OF THE PARTY OF T										
	PG-PUB DO N			RESCI	4D 🗀						
١	Foreign priority clai		•	s □ no		ATTO	RNEY DOCKET NO				
H	35 USC 119 conditions met □ yes □ no Verified and Acknowledged Examiners's intials						1369.1US (99-1230.1)	1			
H											
Ш	TITLE: Dual LOC semiconductor assembly employing floating lead finger structure U.S.DEPT. OF COMM.PAT.& TM-PTO-436L(Rev. 12-94)										
ľ											
ĺ											

NOTICE OF ALL	OWANCE MAILED		CLAIMS ALLOWED					
		Assistant Examiner	Total Claims		Print Claim for O.G			
ISS	UE FEE		DRAWING					
Amount Due	Date Paid	1	Sheets Drwg.	Figs.Dr	wg.	Print Fig.		
		Primary Examiner	:					
TEF	RMINAL	PREPARED FOR ISSUE	Application Examiner					
	DISCLAMER	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.						
<u> </u>			(CRF)			CD-ROM		

(Attached in pocket on right inside flap)